The only dedicated jobs site for semiconductor manufacturing professionals

Business Overview

Intel Corporation was founded in 1968. Intel decided to locate its European manufacturing and technology headquarters in Ireland in 1989. Intel is now the largest manufacturing and technology organisation in Ireland.

Intel Shannon

Intel Shannon with more than 160 employees hosts both the Shannon Development Centre and the Shannon Business Centre. The Shannon Development Centre is the European research and development arm of Intel's Digital Enterprise Group (DEG). The site hosts a number of divisions focusing on server chipset, security and communication silicon and software design. The Shannon Business Centre provides business, technical and marketing support for European customers and field sales. Shannon is the European base for the embedded businesses of DEG and home to the technical marketing and business development teams. The Intel campus in Shannon has a cafeteria, sports clubs, social clubs and a golf society in which many employees participate. Intel Shannon is in a prime location just ten minutes from Shannon International airport. Shannon is in one of Ireland's most beautiful regions, famous for dramatic landscapes, ancient castles and a relaxed pace of life. 

Description

In this position you will be a member of the silicon design team at the Shannon Design Centre which is part of the DEG-ECG-PPD division. This silicon design team is involved in the design, pre-silicon validation and layout of leading edge Intel Architecture (x86) products. The team is looking for engineers with strong RTL Design and Pre-Silicon Validation experience to augment the existing group and in addition to provide technical leadership. Your responsibilities will include but not be limited to:

• Developing the micro-architectural specification of complex design block(s).
• Logic implementation of complex design block(s) using RTL coding techniques.
• Working with pre-Silicon validation engineers to develop cluster level directed/random tests and environments.
• Working with the Physical Design (Layout) team on Synthesis, Formal Verification and Timing Convergence.
• Interacting closely with other teams such as the Architecture and Post-Silicon Validation.

Qualifications/Competencies

Required Qualifications/Competencies include:

• You should possess an honours degree, preferably a Masters/PhD, in Engineering (Electronic Engineering) or equivalent.
• 6 to 12 years of relevant industry experience.
• Experience in unit level validation environment development, test plan generation and test case implementation for the verification of design block(s).
• A strong background in RTL level Digital IC Design using SystemVerilog and/or Verilog.
• Strong ASIC and/or SoC design experience.
• Experience with industry standard development tools and methodologies.
• Have a proven track record of successful first time delivery of projects
• A self starter with the ability to assume leadership roles
• Ability to work well in a diverse team environment

Desired Qualifications/Competencies include:

• Experience with languages such as C/C++, SystemC, SystemVerilog, Perl, Specman e, Shell scripting
• Experience in some of the following areas/tools: Synthesis, Formal Verification, DFT, VCS, PrimeTime, Design Compiler